Group: Hardware/TODO/DUPLICATE INFO/Processors
(→Processors, types and pricing (appx)) |
(add DVI/HDMI status) |
||
| Line 93: | Line 93: | ||
!3D | !3D | ||
![http://www.gnu.org/philosophy/can-you-trust.html Treacherous] | ![http://www.gnu.org/philosophy/can-you-trust.html Treacherous] | ||
| + | !DVI or HDMI | ||
|- | |- | ||
|S5PV210 | |S5PV210 | ||
| Line 98: | Line 99: | ||
|PowerVR | |PowerVR | ||
|Factory-configurable (*1) | |Factory-configurable (*1) | ||
| + | |HDMI | ||
|- | |- | ||
|Orion | |Orion | ||
| Line 103: | Line 105: | ||
|PowerVR | |PowerVR | ||
|TBD | |TBD | ||
| + | |HDMI | ||
|- | |- | ||
|AM3715 | |AM3715 | ||
| Line 108: | Line 111: | ||
|PowerVR | |PowerVR | ||
|No (*2) | |No (*2) | ||
| + | |neither (*4) | ||
|- | |- | ||
|AM3703 | |AM3703 | ||
| Line 113: | Line 117: | ||
|SIMD (NEON) | |SIMD (NEON) | ||
|No (*2) | |No (*2) | ||
| + | |neither (*4) | ||
|- | |- | ||
|AM3892 | |AM3892 | ||
| Line 118: | Line 123: | ||
|SIMD (NEON) | |SIMD (NEON) | ||
|No (*2) | |No (*2) | ||
| + | |neither (*4) | ||
|- | |- | ||
|AM3894 | |AM3894 | ||
| Line 123: | Line 129: | ||
|PowerVR | |PowerVR | ||
|No (*2) | |No (*2) | ||
| + | |neither (*4) | ||
|- | |- | ||
|OMAP4400 | |OMAP4400 | ||
| Line 128: | Line 135: | ||
|PowerVR | |PowerVR | ||
|No (*2) | |No (*2) | ||
| + | |HDMI (*3) | ||
|- | |- | ||
|jz4760 | |jz4760 | ||
| Line 133: | Line 141: | ||
|SIMD FPU (XBurst) | |SIMD FPU (XBurst) | ||
|No | |No | ||
| + | |neither | ||
|- | |- | ||
|PNX8490 | |PNX8490 | ||
| Line 138: | Line 147: | ||
|SIMD (NEON) | |SIMD (NEON) | ||
|TBD | |TBD | ||
| + | |HDMI (*3) | ||
|- | |- | ||
|PNX8491 | |PNX8491 | ||
| Line 143: | Line 153: | ||
|PowerVR | |PowerVR | ||
|TBD | |TBD | ||
| + | |HDMI (*3) | ||
|- | |- | ||
|DM3730 | |DM3730 | ||
| Line 148: | Line 159: | ||
|PowerVR | |PowerVR | ||
|No | |No | ||
| + | |neither (*4) | ||
|- | |- | ||
|DM3725 | |DM3725 | ||
| Line 153: | Line 165: | ||
|none | |none | ||
|No | |No | ||
| + | |neither (*4) | ||
|} | |} | ||
| Line 164: | Line 177: | ||
S5PC110 should use e-fuse information. This information cannot be altered after being programmed. | S5PC110 should use e-fuse information. This information cannot be altered after being programmed. | ||
* (*2) TI CPUs with hardware motherboard configuration, to prevent Treachery. [http://e2e.ti.com/support/dsp/sitara_arm174_microprocessors/f/416/p/89373/309878.aspx#309878 discussion here] | * (*2) TI CPUs with hardware motherboard configuration, to prevent Treachery. [http://e2e.ti.com/support/dsp/sitara_arm174_microprocessors/f/416/p/89373/309878.aspx#309878 discussion here] | ||
| + | * (*3) HDMI contains HDCP (encrypted HD content protection). This is Bad (tm). | ||
| + | * (*4) The AM37xx, AM38xx and DM37xx series can all have an external DVI-D IC added which provides at least a way to connect a Digital Monitor. | ||
== About Treacherous Computing == | == About Treacherous Computing == | ||
Revision as of 12:22, 22 January 2011
Contents
Introduction
The purpose of this page is to allow CPUs to be evaluated for suitability for use in FSF-endorsed hardware. Presence or otherwise of a CPU on this page DOES NOT imply that it is an exhaustive list, nor does it imply that each and every CPU is or is not FSF-endorsed. Certain CPUs for example require proprietary libraries for their 3D Graphics, but over time a Free Software compliant alternative may become available, or may be reverse-engineered, in which case CPUs that previously did not qualify suddenly would.
So to be clear: this page is for the PURPOSES of evaluating CPUs, to store research about their present status, NOT to specifically or categorically state "this CPU is endorsed, period".
Processors, types and pricing (appx)
| Manufacturer | Model | Type | Speed | Price |
|---|---|---|---|---|
| Samsung | S5PV210 | ARM Cortex A8 | 1ghz | $14 |
| Samsung | Orion | ARM Cortex A9 | 1ghz | ?$45? |
| TI | AM3715 | ARM Cortex A8 | 1ghz | $24 |
| TI | AM3703 | ARM Cortex A8 | 1ghz | $17 |
| TI | AM3892 | ARM Cortex A8 | 1.5ghz | n/a |
| TI | AM3894 | ARM Cortex A8 | 1.5ghz | $43 |
| TI | OMAP4400 | ARM Cortex A9 | 1ghz | ?$45? |
| Ingenix | jz4760 | MIPS32 (x1) | 700mhz | $7 |
| NXP | PNX8490 | ARM Cortex A9 | 800mhz | n/a |
| NXP | PNX8491 | ARM Cortex A9 | 800mhz | n/a |
| TI | DM3730 | ARM Cortex A8 | 1ghz | $30 |
| TI | DM3725 | ARM Cortex A8 | 1ghz | $27 |
Processor, Compiler, Links, Status
| Model | Links | 3D | Treacherous | DVI or HDMI |
|---|---|---|---|---|
| S5PV210 | datasheet | PowerVR | Factory-configurable (*1) | HDMI |
| Orion | PowerVR | TBD | HDMI | |
| AM3715 | PowerVR | No (*2) | neither (*4) | |
| AM3703 | SIMD (NEON) | No (*2) | neither (*4) | |
| AM3892 | SIMD (NEON) | No (*2) | neither (*4) | |
| AM3894 | PowerVR | No (*2) | neither (*4) | |
| OMAP4400 | PowerVR | No (*2) | HDMI (*3) | |
| jz4760 | linux-mips | SIMD FPU (XBurst) | No | neither |
| PNX8490 | product brief | SIMD (NEON) | TBD | HDMI (*3) |
| PNX8491 | product brief | PowerVR | TBD | HDMI (*3) |
| DM3730 | datasheet | PowerVR | No | neither (*4) |
| DM3725 | datasheet | none | No | neither (*4) |
Notes
- (*1) It is possible to effectively disable any opportunity for the S5PC110 and S5PV210 from being "Treacherous", by blowing an e-fuse. Once "normal booting" has been selected, it is not possible to enable "secure" (Treacherous) booting:
6.1 OVERVIEW OF BOOTING SEQUENCE
S5PC110 consists of 64KB ROM and 96KB SRAM as internal memory. For booting, internal 64KB ROM and
internal 96KB SRAM regions can be used. S5PC110 boots from internal ROM to enable secure booting, which
ensures that the image cannot be altered by unauthorized users. To select secure booting or normal booting,
S5PC110 should use e-fuse information. This information cannot be altered after being programmed.
- (*2) TI CPUs with hardware motherboard configuration, to prevent Treachery. discussion here
- (*3) HDMI contains HDCP (encrypted HD content protection). This is Bad (tm).
- (*4) The AM37xx, AM38xx and DM37xx series can all have an external DVI-D IC added which provides at least a way to connect a Digital Monitor.
About Treacherous Computing
Treacherous Computing starts with the processor, by making it impossible, right from the startup of the CPU, to gain control over what is run on the device. This practice is lauded and loved by the Industry, as once you are running "secure" bootloader code, especially when blown into an on-board ROM, regaining control of the device that you have purchased is somewhat challenging.
Should any device with a Treacherous-capable CPU seek FSF Hardware Endorsement, it would be... unfortunate if that device was then purchased for the purposes of reprogramming the secure bootloader area (if the CPU had one), thus preventing and prohibiting users from being able to use that FSF Hardware-endorsed device! Thus, logically, it makes sense to ensure that the device can at least always have its Operating System replaced at any time, starting by ensuring that any Treacherous "Secure bootloader" capability is non-existent, impossible or can be permanently disabled.
At least, then, if the OS on that FSF Hardware Endorsed device is ever replaced with a Treacherous OS and the device re-sold, at least the OS can, again, be replaced with a Free Software Compliant OS of the new owner's choice.
